

SECS 386

32-BIT

MIL-SPEC

A NEW GENERATION OF COMPUTERS!

For 10 full years, TITAN/SESCO has been supplying its complete line of NDI Mil-Spec SECS 80 computer products to major defense programs. Now, with the introduction of our new 32-bit SECS/386 computer engine, the processing requirements of tomorrow's programs can be handled... TODAY!

FEATURES OF THE SECS 386

- NDI 32-Bit Military Computer
- 16 MHz Intel 386 CPU & 387 NPE
- MULTIBUS Based
- Fast 32-Bit LOCALBUS Processing
- Available NDI 32-Bit Companion Memory Boards
- Ada Software Support
- Real Time Multitasking Operating Systems Support
- Standard Software Development Environment
- Radiation Hardened Version
- Full Logistics Package
- Manufactured per MIL-Q-9858A

TITAN
SEVERE ENVIRONMENT SYSTEMS

A Subsidiary of The Titan Corporation

20151 Nordhoff St., P.O. Box 2668 • Chatsworth, CA • 91313-2668 • In CA (818) 709-7100/Telex 69-1404

Peer-to-peer protocol facilitates real-time communications

The low communications overhead of the CSMA/DCR peer-to-peer protocol makes it desirable for real-time network applications. Further, the protocol's guaranteed network-access time relieves the designer from worst-case haunts.

Deif N Atallah, Intel Corp

By definition, real-time-communication networks need to transfer information between nodes as quickly as possible. Preferably, these transfers should occur within a guaranteed maximum time limit. Networks have traditionally achieved real-time communications via some type of master/slave protocol, contention-based protocol, or token-based protocol—each with their own advantages and disadvantages. A relatively new contention-based protocol, based on the advantages of each of these methods, enhances the information-transfer rate of a real-time network.

A master/slave protocol is a popular method for real-time communications because it guarantees that all the nodes on the network will gain access. Examples include the Synchronous Data Link Control (SDLC) and High Level Data Link Control (HDLC) protocols. A

master/slave protocol requires the management of a significant amount of overhead, however, which in itself occupies valuable bandwidth. A master node has to first poll the slave nodes to initiate communication, and it must then take control of the link to ensure that communication takes place. If the network has multiple masters, they must arbitrate for control of the network, so that a maximum access time cannot be guaranteed.

Token-passing protocols, in contrast, guarantee a maximum access time for each node on the network by sequentially passing a token around to each node. To avoid contention, each node must acquire the token before transmitting information. Even if the network is quiet, however, a node must wait until the token goes all the way around the network. If there are many nodes on the network, the guaranteed maximum access time can be long. Examples of token-passing protocols are the IEEE 802.4 and 802.5.

A peer-to-peer communication protocol such as the Carrier Sense Multiple Access with Collision Detection (CSMA/CD), which is what Ethernet uses, has low communications overhead. It can't guarantee a maximum access time to the network, however, because it resolves contention problems statistically. The CSMA/CD lets a node monitor the network for a quiet period in which to send its message. If messages from two nodes collide, the two nodes have to wait for a random interval of time and then they attempt to retransmit. Although you can choose network parameters to minimize the

The CSMA/DCR protocol guarantees a maximum access time to the network, yet it has the same low communications overhead as the CSMA/CD.

probability of successive collisions, you can't be guaranteed of a maximum access time because of the protocol's nondeterministic recovery mechanism.

Determinism offers a guarantee

A variation of the CSMA/CD protocol, the CSMA/DCR (deterministic collision resolution), merges the advantages of the aforementioned protocols. The protocol features the same low communications overhead as the CSMA/CD, yet guarantees a maximum access time to the network.

The protocol operates in a peer-to-peer CSMA/CD mode until a message collision occurs. Any node on the network can initiate communications without polling for a response. This lack of polling overhead maximizes the link's bandwidth. Essentially, the physical layer of the OSI (open system interconnection) model looks for opportunities to transmit by monitoring the network's activity. This network-access scheme, coupled with the guaranteed access time of the resolution phase, produces a very efficient network even during heavy traffic conditions.




Fig 1—The 83C152 communication controller has a multiprotocol Global Serial Channel (GSC) and two DMA channels functioning as peripherals for the 80C51BH μ controller. Different versions of the 83C152 offer additional ports.

When a collision takes place, all of the nodes on the network, regardless if they are involved in the collision, enter into something called a resolution phase. The worst-case access time is equal to the maximum time of the resolution phase, which you can calculate from the network's configuration and parameters. During the resolution phase, the protocol assigns each node on the network a programmable time slot for data transmission. During its allotted time slot, a node has the option of transmitting a message. The node's maximum allocated frame length determines the length of the message. This type of recovery sequence eliminates the possibility of successive collisions.

A single IC can do it all

The Intel 83C152 is an example of a single-chip VLSI communication controller that implements the CSMA/DCR protocol (Fig 1). (It implements several others as well, including the CSMA/CD protocol.) The IC has an 80C51BH microcontroller core that contains an asynchronous serial port, 4k bytes of ROM, 128 bytes of RAM, four 8-bit parallel-I/O ports, and two 16-bit timer/counters. The IC also has an extra 4k bytes of ROM and an extra 128 bytes of RAM.

The core interfaces to two on-chip peripherals: a 2-channel DMA controller, and a multiprotocol serial channel, the Global Serial Channel or GSC. The DMA channels service both the GSC and the local serial channel. The DMA channels offload the communications overhead from the CPU and arbitrate for shared-memory resources via a hold and a hold-acknowledge bus-access control. The 83C152 interfaces to a serial backplane through open-collector drivers and receivers. To drive larger networks, it uses active drivers such as RS-485 transceivers (Fig 2).

Initially, the user code loads the network parameters, including the nodes' slot position, the interframe space (IFS), the slot time (ST), and the maximum number of slots for the network, into the GSC's internal registers. The controller permits 63 nodes on the network to participate in collision resolution. The network can also have an additional node that doesn't participate in collision resolution. The controller must assign slot number 0 to this additional node to prevent it from transmitting during the resolution phase. A data-gathering station would be a typical example of a node with slot number 0.

During the resolution phase, the slot numbers decrement from the maximum number of nodes on the network to slot number 1. The GSC loads the prepro-




Fig 2—You can interface the 83C152 to a backplane using open-collector TTL buffers (a). The multiprotocol controller can also interface to larger networks via RS-485 transceivers (b).

During the resolution phase, the CSMA/DCR protocol assigns each node on the network a time slot for data transmission.

grammed maximum number of slots into the decrementing slot counter. It must then wait one IFS after it senses that the link is idle. The IFS is the quiet time on the network between successive frame transmissions. Following this interval, the slot counter decrements when either of the following conditions occur: A slot time expires without detecting any link activity, or the controller detects link activity and an IFS expires after the link becomes idle. When the slot counter matches a node's assigned slot number, the protocol permits the node assigned to that slot number to transmit.

Fig 3 depicts the resolution phase of a 6-node network. The CSMA/DCR protocol encapsulates data into frames similar to the CSMA/CD protocol: Each frame consists of a preamble bit pattern, the destination address, a message field, and cyclic-redundancy check (CRC) bits. The preamble bit pattern provides synchronization data for all the receivers on the network, allowing them to decode the Manchester-encoded data.

Now you can calculate the worst case

The CSMA/DCR protocol relies on two of the same network parameters that the CSMA/CD protocol uses—the IFS and the ST. The network nodes must wait at least one IFS while doing peer-to-peer communications and when recovering from a collision. The IFS also lets the physical medium recover after a transmitted frame and ensures that the other network sublayers have time to synchronize data for transmission.

The ST, or collision window, represents the maximum amount of time that there is invalid data resulting from a collision on the network. It is at least as long as the sum of the round-trip propagation delay (RPTD), the collision-detection time (CDT), and the jam time

TABLE 1—NETWORK PARAMETERS	
DATA PROTOCOL	CSMA/DCR
DATA RATE	2M BPS
NETWORK LENGTH	500m
WORST-CASE ACCESS TIME	8 mSEC
INTERFRAME SPACING	96 BIT PERIODS = 48 μ SEC
JAM TIME	32 BIT PERIODS = 16 μ SEC
COLLISION-DETECTION TIME	1 BIT PERIOD = 0.5 μ SEC
SLOT TIME	64 BIT PERIODS = 32 μ SEC
ROUND-TRIP PROPAGATION DELAY	4.7 μ SEC = 10 BIT PERIODS

(JT). The RPTD is equal to twice the network length divided by the propagation speed (approximately 2.1×10^8 msec). The CDT is the time required for the circuitry to detect a collision. The JT lasts for either a 16 or a 32 bit period, depending on the number of CRC bits you program into the 83C152. The 83C152 detects a collision on every bit by verifying whether the transitions of the Manchester code are valid.

The 83C152 programs the IFS and the ST in multiples of the bit period. (A bit period is the inverse of the bit rate). The controller programs each IFS and ST independently; the maximum length of each can be 256 bit periods. During the resolution phase, the calculated worst-case access time is equal to the ST plus an IFS plus the sum of the maximum frame time allotted for each node and an IFS for each frame. In other words:

$$\text{Access Time(WC)} = \text{ST} + \text{IFS} + \Sigma(\text{Maximum Frame Time}(i) + \text{IFS}),$$

where the access time(WC) is the worst-case access




Fig 3—In this sample configuration of a 6-node network operating with the CSMA/DCR protocol, nodes 1 and 5 collide during peer-to-peer CSMA communications. When the network becomes idle, all the nodes on the network enter the resolution phase. After an interframe space (IFS), the slot counter decrements from ST₄ to ST₁. Active nodes transmit frames during their respective slot assignments.

time; the $\text{ST} > \text{RTPD} + \text{CDT} + \text{JT}$ as stated above; the sum takes into account all the nodes on the network; and the maximum frame time(i) is the maximum frame time of the ith node.

When all of the network nodes have the same maximum frame time size, the worst-case access time is

$$\text{Access Time(WC)} = \text{ST} + \text{IFS} + n \times (\text{Maximum Frame Time} + \text{IFS}),$$

where n is the number of nodes on the network. In both formulae, the frame time is equal to the number of bits in a frame divided by the bit rate.

An example will help to illustrate how the network parameters determine the access time. Consider the case of a 2M-bps control network that communicates

over a data link having 32 nodes. Two of the nodes have a maximum frame size of 500 bytes, which is typical of a motor controller. The remaining 30 nodes have maximum frame sizes of 20 bytes, which is typical for devices such as sensors and valves. For this sample network, and for the accompanying network parameters listed in Table 1, the worst-case access time is approximately 8 msec.

Because the CSMA/DCR protocol guarantees a maximum access time, you can adjust the network parameters for optimum operation. For the same 2M-bps network, Fig 4 shows the variations in worst-case access time that result when you manipulate two network parameters—the maximum frame size and the number of network nodes. Curves for other network parameters are similar, and therefore you can custom-

LISTING 1—SAMPLE CODE FOR THE 83C152's GSC

```
MOV GMOD, #7CH      ; select CSMA protocol, Manchester
                     ; encoding, 32-bit preamble, 32-bit
                     ; Autodin CRC, alternate back-off,
                     ; transmitter operation with internal baud
                     ; generator and 16-bit addressing.

CLR DMA              ; select GSC operation without DMA
MOV BAUD, #00H       ; set baud rate to 2 Mbps for 16 MHz
                     ; clock

ANL PCON, #0F7H      ; select receiver operation with
                     ; internal baud generator
                     ; set first station address to 1005H

MOV ADR0, #05H
MOV ADR1, #10H
MOV ADR2, #06H       ; set second station address to 2006H
MOV ADR3, #20H
MOV IFS, #060H        ; set Interframe Spacing to 96 bit times
MOV SLOTTM, #40H      ; set Slot Time to 64 bit times
MOV TDCNT, #20H       ; set maximum number of stations to 32
MOV PRBS, #0FFH       ; freeze the Pseudo-Random Binary
                     ; Sequence generator for proper DCR
                     ; operation

MOV MYSL0T, #0C5H     ; select station slot assignment to 5,
                     ; select DCR mode and DC-type jam.
```

Depending on the application, the transmitter and the receiver can be enabled when required using the following instructions:

```
SETB TEN             ; enable the transmitter
SETB GREN            ; enable the receiver
```

ize a network to meet a specified worst-case access time.

At first glance, you might think that you could tailor a network so that the nodes with the higher slot numbers would have lower access times than the nodes with lower slot numbers. After all, the slot counter decrements from a high count to a lower one. Consider the following worst-case scenario, though. The network is in a resolution phase and the slot counter is at a count equal to n . At this time, say, the node with an assigned slot number of $n+1$ receives an interrupt and wants to




Fig 4—This graph plots the worst-case access time for a 2M-bps CSMA/DCR network having the same length, interframe space, and slot time as the one in Fig 3. As you can see, the worst-case access time varies according to the number of nodes and the maximum allotted frame length per node.

LISTING 2—SAMPLE CODE FOR THE 83C152's DMA CHANNELS

```

SETB DMA                ; select DMA to service transmitter (DMA
MOV DCON0, #88H          is a bit in TSTAT register)
                          ; select DMA channel 0 for transmitter,
                          ; DMA demand mode by serial channel and
                          ; external memory as source. The GO bit
                          ; is not set yet.
MOV DCON1, #29H          ; select DMA channel 1 for receiver, DMA
                          ; demand mode by serial channel and
                          ; external memory as destination. The GO
                          ; bit is set.
MOV SARH0, #10H          ; Source for channel 0 is memory
MOV SARL0, #00H          starting at
MOV DARH0, #00H          ; address 1000H
                          ; Destination for channel 0 is Transmit
                          ; FIFO
MOV DARL0, #85H          ; Transmit a count of 10 bytes
MOV BCRH0, #00H          ; Source for channel 1 is Receive FIFO
MOV BCRLO, #0AH          ; Destination for channel 1 is memory
MOV SARH1, #00H          ; starting at address 2000H
MOV SARL1, #0F4H         ; receive up to 64 bytes
MOV DARH1, #20H
MOV DARL1, #00H
MOV BCRH1, #00H
MOV BCRLO, #40H

```

Depending on the application, the transmitter and the receiver are enabled when required using the following instructions:

```

SETB TEN                ; enable the transmitter and then set
ORL DCON0, #01H         the GO
                          ; bit for the DMA to start
SETB GREN               transmission.
                          ; enable the receiver


```

There's no substitute for the quality of our I-SIPs and I-DIPs

Allen-Bradley's I-SIPs and I-DIPs are available in a wide variety of packages and pin counts. They are available in 1, 2, 4, 8, 16, 24, 32, 48, 64, 80, 96, 112, 128, 144, 160, 192, 208, 224, 240, 256, 288, 312, 320, 336, 352, 368, 384, 400, 416, 432, 448, 464, 480, 496, 512, 528, 544, 560, 576, 592, 608, 624, 640, 656, 672, 688, 704, 720, 736, 752, 768, 784, 800, 816, 832, 848, 864, 880, 896, 912, 928, 944, 960, 976, 992, 1008, 1024, 1040, 1056, 1072, 1088, 1104, 1120, 1136, 1152, 1168, 1184, 1200, 1216, 1232, 1248, 1264, 1280, 1296, 1312, 1328, 1344, 1360, 1376, 1392, 1408, 1424, 1440, 1456, 1472, 1488, 1504, 1520, 1536, 1552, 1568, 1584, 1600, 1616, 1632, 1648, 1664, 1680, 1696, 1712, 1728, 1744, 1760, 1776, 1792, 1808, 1824, 1840, 1856, 1872, 1888, 1904, 1920, 1936, 1952, 1968, 1984, 2000, 2016, 2032, 2048, 2064, 2080, 2096, 2112, 2128, 2144, 2160, 2176, 2192, 2208, 2224, 2240, 2256, 2272, 2288, 2304, 2320, 2336, 2352, 2368, 2384, 2400, 2416, 2432, 2448, 2464, 2480, 2496, 2512, 2528, 2544, 2560, 2576, 2592, 2608, 2624, 2640, 2656, 2672, 2688, 2704, 2720, 2736, 2752, 2768, 2784, 2800, 2816, 2832, 2848, 2864, 2880, 2896, 2912, 2928, 2944, 2960, 2976, 2992, 3008, 3024, 3040, 3056, 3072, 3088, 3104, 3120, 3136, 3152, 3168, 3184, 3200, 3216, 3232, 3248, 3264, 3280, 3296, 3312, 3328, 3344, 3360, 3376, 3392, 3408, 3424, 3440, 3456, 3472, 3488, 3504, 3520, 3536, 3552, 3568, 3584, 3600, 3616, 3632, 3648, 3664, 3680, 3696, 3712, 3728, 3744, 3760, 3776, 3792, 3808, 3824, 3840, 3856, 3872, 3888, 3904, 3920, 3936, 3952, 3968, 3984, 4000, 4016, 4032, 4048, 4064, 4080, 4096, 4112, 4128, 4144, 4160, 4176, 4192, 4208, 4224, 4240, 4256, 4272, 4288, 4304, 4320, 4336, 4352, 4368, 4384, 4400, 4416, 4432, 4448, 4464, 4480, 4496, 4512, 4528, 4544, 4560, 4576, 4592, 4608, 4624, 4640, 4656, 4672, 4688, 4704, 4720, 4736, 4752, 4768, 4784, 4800, 4816, 4832, 4848, 4864, 4880, 4896, 4912, 4928, 4944, 4960, 4976, 4992, 5008, 5024, 5040, 5056, 5072, 5088, 5104, 5120, 5136, 5152, 5168, 5184, 5200, 5216, 5232, 5248, 5264, 5280, 5296, 5312, 5328, 5344, 5360, 5376, 5392, 5408, 5424, 5440, 5456, 5472, 5488, 5504, 5520, 5536, 5552, 5568, 5584, 5600, 5616, 5632, 5648, 5664, 5680, 5696, 5712, 5728, 5744, 5760, 5776, 5792, 5808, 5824, 5840, 5856, 5872, 5888, 5904, 5920, 5936, 5952, 5968, 5984, 6000, 6016, 6032, 6048, 6064, 6080, 6096, 6112, 6128, 6144, 6160, 6176, 6192, 6208, 6224, 6240, 6256, 6272, 6288, 6304, 6320, 6336, 6352, 6368, 6384, 6400, 6416, 6432, 6448, 6464, 6480, 6496, 6512, 6528, 6544, 6560, 6576, 6592, 6608, 6624, 6640, 6656, 6672, 6688, 6704, 6720, 6736, 6752, 6768, 6784, 6800, 6816, 6832, 6848, 6864, 6880, 6896, 6912, 6928, 6944, 6960, 6976, 6992, 7008, 7024, 7040, 7056, 7072, 7088, 7104, 7120, 7136, 7152, 7168, 7184, 7200, 7216, 7232, 7248, 7264, 7280, 7296, 7312, 7328, 7344, 7360, 7376, 7392, 7408, 7424, 7440, 7456, 7472, 7488, 7504, 7520, 7536, 7552, 7568, 7584, 7600, 7616, 7632, 7648, 7664, 7680, 7696, 7712, 7728, 7744, 7760, 7776, 7792, 7808, 7824, 7840, 7856, 7872, 7888, 7904, 7920, 7936, 7952, 7968, 7984, 8000, 8016, 8032, 8048, 8064, 8080, 8096, 8112, 8128, 8144, 8160, 8176, 8192, 8208, 8224, 8240, 8256, 8272, 8288, 8304, 8320, 8336, 8352, 8368, 8384, 8400, 8416, 8432, 8448, 8464, 8480, 8496, 8512, 8528, 8544, 8560, 8576, 8592, 8608, 8624, 8640, 8656, 8672, 8688, 8704, 8720, 8736, 8752, 8768, 8784, 8800, 8816, 8832, 8848, 8864, 8880, 8896, 8912, 8928, 8944, 8960, 8976, 8992, 9008, 9024, 9040, 9056, 9072, 9088, 9104, 9120, 9136, 9152, 9168, 9184, 9200, 9216, 9232, 9248, 9264, 9280, 9296, 9312, 9328, 9344, 9360, 9376, 9392, 9408, 9424, 9440, 9456, 9472, 9488, 9504, 9520, 9536, 9552, 9568, 9584, 9600, 9616, 9632, 9648, 9664, 9680, 9696, 9712, 9728, 9744, 9760, 9776, 9792, 9808, 9824, 9840, 9856, 9872, 9888, 9904, 9920, 9936, 9952, 9968, 9984, 10000.



ALLEN-BRADLEY
A ROCKWELL INTERNATIONAL COMPANY
1414 Allen-Bradley Drive, El Paso, TX 79936-6415
CIRCLE NO 15




We provide solutions for dozens and dozens of applications

Bring Allen-Bradley in early. We've got 20 years experience in solving difficult resistor network problems. Broad range of thick film I-SIPs and I-DIPs, surface mount SARAs, precision thin film, and hybrid network substrates... all in standard or custom packages. Call 800-592-4888 or 800-292-4888 in Texas or write...



ALLEN-BRADLEY
A ROCKWELL INTERNATIONAL COMPANY
1414 Allen-Bradley Drive, El Paso, TX 79936-6415
CIRCLE NO 16




We cover the spectrum in custom and standard panel and trimming pots

We've been making reliable variable resistors since the 1930's, and our quality is better than ever. If one of our standard pots doesn't meet your needs, we'll customize to suit your application. Call 800-592-4888 or 800-292-4888 in Texas or write...



ALLEN-BRADLEY
A ROCKWELL INTERNATIONAL COMPANY
1414 Allen-Bradley Drive, El Paso, TX 79936-6415
CIRCLE NO 17

When quality counts, count on Allen-Bradley



Our fixed carbon composition resistors are performing in critical applications with a reliability record that is second to none.

Allen-Bradley delivers these astoundingly reliable components on time, every time. We have been producing carbon composition fixed resistors for over 50 years and will be doing so for the next 50 years. This year we've instituted new programs to bring delivery to you "just-in-time".

Our resistors offer the ultimate in integrated circuit protection. They provide MIL-SPEC reliability, pulse withstanding power dissipation, high frequency stability and low inductance. In addition, Allen-Bradley resistors are recognized as the most reliable of all electronic components.

We have power ratings from 1/4 Watt through 4 Watts @ 70°C. Allen-Bradley hot-molded carbon composition resistors meet or exceed all applicable military specifications including MIL-R-39008 and are fully qualified in all wattage sizes and resistance values to the best reliability level (S) with a failure rate of 0.000073%/1000 hours.

Next time you make a fixed resistor buy, specify Allen-Bradley. We can deliver on time and would like to serve you. For more information call 800-592-4888 or 800-292-4888 in Texas, or write for Publication ROFR...



ALLEN-BRADLEY
A ROCKWELL INTERNATIONAL COMPANY
1414 Allen-Bradley Drive, El Paso, TX 79936-6415
CIRCLE NO 18

TOP FLEX-RIGID CIRCUITS IN HALF.

We've brought together two proven technologies: multilayer printed circuit hardboards and Sculptured® flexible circuits. The result? A highly reliable and cost effective alternative to flex-rigid for your high density applications.

Our Modular Flex assemblies offer you these advantages over standard flex-rigid:

- lower unit cost
- easy to assemble
- easy to repair
- lighter weight
- greater flexibility
- greater reliability

Want the details? Call or write:



Advanced Circuit Technology

118 Northeastern Boulevard
P.O. Box 547X
Nashua, NH 03061
1-603-880-6000
1-800-234-FLEX



CIRCLE NO 122

Should delivery of
JANTXV parts
take longer than
production of an
F15 Fighter?
(Not anymore.)

MIL-S-19500

We also carry
JAN and
JANTX
parts.

1N914 / 116

BKC, the
world's largest
manufacturer of

1N4148-1 / 116

Germanium Diodes,

1N4150-1 / 231

is now one of the largest

1N4153-1 / 337

manufacturers of Silicon

Switching Diodes which meet

1N4454-1 / 144

MIL-S-19500G Detail Specification.

Call us for more details.



**BKC International
Electronics Inc.**

Tel. (508) 681-0392

Fax (508) 681-9135

Telex 928377

6 Lake Street • P.O. Box 1436 • Lawrence, MA 01841

CIRCLE NO 123

transmit immediately. Before the node can transmit, the current resolution phase must count out, and if by chance another collision occurs at the end of that phase, a new resolution phase must begin to decrement. The access time for the $n+1$ node would then be the worst-case calculated value.

Once you've determined your network's configuration, the 83C152 lets you establish network parameters easily. Listing 1 shows the code that initializes the GSC to perform the DCR operation for a particular node. Programmable features of the GSC include the bit rate (from 2M bps with an internal baud generator to 2.5M bps with an external clock), the preamble bit pattern, multiple destination addresses, and the type of CRC bits. Listing 2's program shows how you can use the two DMA channels to service the GSC.

EDN

Author's biography

Deif N Atallah is a staff engineer with Intel's Embedded Operation Group in Chandler, AZ. He is currently responsible for the product architecture of 32-bit embedded controllers. He obtained his BSEE from Alexandria University, Egypt, and his MSEE degree from Penn State University. Deif enjoys world traveling, camping, and photography.



Article Interest Quotient (Circle One)
High 497 Medium 498 Low 499

SIEMENS

Ready-made or made-to-measure?

Siemens ferrites are the right fit.

You choose which design meets your requirements best.

Ready-made ferrites? Siemens offers a wide range of standard power, transformer and filter ferrites covering

- pot and RM cores
- E / U cores
- toroids
- small accessories

If you wish, you can have complete inductor sets including coil formers, insulating washers, clamps and mounting assemblies. Magazine and tape packaging permits automated handling by winding and assembly machines, enabling you to concentrate your time and money on other tasks.

You'd prefer made-to-measure ferrites? For the individualists among you we produce ferrites customized

in shape, material and size. That way we are able to provide you with any inductor you require and satisfy your demand for innovative electronics. Just to mention ISDN or custom SMD solutions.

If you want to find out more, write Siemens AG, Infoservice 12/Z065, Postfach 23 48, D-8510 Fürth quoting "Ferrites and accessories".

TopTech Components:
Siemens



CIRCLE NO 124

